View ST5080D_394655.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ST5080A
PIAFE PROGRAMMABLE ISDN AUDIO FRONT END
ADVANCE DATA
FEATURES: Complete CODEC and FILTER system including: PCM ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTERS POWERFUL ANALOG FRONT END CAPABLE TO INTERFACE DIRECTLY: - Microphone Dynamic, Piezo or Electrete - Earpiece down to 100 or up to 150nF - Loudspeaker down to 50 or Buzzer up to 600nF. TRANSMIT BAND-PASS FILTER ACTIVE RC NOISE FILTER RECEIVE LOW-PASS FILTER WITH SIN X/X CORRECTION MU-LAW OR A-LAW SELECTABLE COMPANDING CODER AND DECODER PRECISION VOLTAGE REFERENCE Phones Features: DUAL SWITCHABLE MICROPHONE AMPLIFIER INPUTS. GAIN PROGRAMMABLE: 15 dB RANGE, 1 dB STEP. LOUDSPEAKER AMPLIFIER AUXILIARY OUTPUT. ATTENUATION PROGRAMMABLE: 30 dB RANGE, 2 dB STEP. SEPARATE EARPIECE AMPLIFIER OUTPUT. ATTENUATION PROGRAMMABLE: 15 dB RANGE, 1 dB STEP AUXILIARY SWITCHABLE EXTERNAL RING INPUT (EAIN). TRANSIENT SUPRESSION SIGNAL DURING POWER ON. INTERNAL PROGRAMMABLE SIDETONE CIRCUIT. ATTENUATION PROGRAMMABLE: 15 dB RANGE, 1 dB STEP. INTERNAL RING OR TONE GENERATOR INCLUDING DTMF TONES, SINEWAVE OR SQUAREWAVE WAVEFORMS. ATTENUATION PROGRAMMABLE: 27 dB RANGE, 3 dB STEP. COMPATIBLE WITH HANDS-FREE CIRCUIT TEA7540. ON CHIP SWITCHABLE ANTI-ACOUSTIC FEED-BACK CIRCUIT (ANTI-LARSEN).
SO28
ORDERING NUMBER: ST5080D
General Features: EXTENDED TEMPERATURE RANGE OPERATION (*) - 40C TO +85C. EXTENDED POWER SUPPLY RANGE 5V10%. 60 mW OPERATING POWER (TYPICAL). 1.0 mW STANDBY POWER (TYPICAL). CMOS DIGITAL INTERFACES. SINGLE + 5V SUPPLY. DIGITAL LOOPBACK TEST MODE. PROGRAMMABLE DIGITAL AND CONTROL INTERFACES: - Digital PCM Interface associated with separate serial Control Interface MICROWIRETM compatible. - GCI interface compatible.
(*) Functionality guaranteed in the range - 40C to +85C; Timing and Electrical Specifications are guaranteed in the range - 25C to +85C.
APPLICATIONS: ISDN TERMINALS. DIGITAL TELEPHONES CT2 AND GSM APPLICATIONS
1/32
December 1994
This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
ST5080A
PIN CONNECTIONS (Top view)
BLOCK DIAGRAM
2/32
ST5080A
TYPICAL ISDN TELEPHONE SET APPLICATION
3/32
ST5080A
GENERAL DESCRIPTION ST5080A PIAFE is a combined PCM CODEC/FILTER device optimized for ISDN Terminals and Digital Telephone applications. This device is A-law and Mu-law selectable and offers a number of programmable functions accessed through a serial control channel. Depending on mode selected, channel control is provided by means of a separate serial channel control MICROWIRE compatible or multiplexed with the PCM voice data channel in a GCI compatible format requiring only 4 digital interface pins. When separate serial control interface is selected, PCM interface is compatible with Combo I and Combo II families of devices such as ETC5057/54, TS5070/71. PIAFE is built using SGS-THOMSON's advanced HCMOS process. Transmit section of PIAFE consists of an amplifier with switchable high impedance inputs followed by a programmable gain amplifier, an active RC antialiasing pre-filter to provide attenuationof high frequency noise, an 8th order switched capacitor band pass transmit filter and an A-law/Mu-law selectable compandig encoder. Receive section consist of an A-law/Mu-law selectable expanding decoder which reconstructs the analog sampled data signal, a 3400 Hz low pass filter with sin X/X correction followed by two PIN FUNCTIONS Pin
1,2
separate programmable attenuation blocks and two power amplifiers: One can be used to drive an earpiece, and the other to drive a 50 loudspeaker. Programmable functions on PIAFE include a Ring/Tone generator which provides one or two tones and can be directed to earpiece or to loudspeaker or alternatively a piezo transducer up to 600nF. A separate programmable gain amplifier allows gain control of the signal injected. Ring/Tone generator provides sinewave or squarewave signal with precise frequencies which may be also directed to the input of the Transmit amplifier for DTMF tone generation. An auxiliary analog input (EAIN) is also provided to enable for example the output of an external band limited Ring signal to the Loudspeaker. Transmit signal may be fed back into the receive ampifier with a programmable attenuation to provide a sidetone circuitry. A switchable anti-accoustic feed-back system cancels the larsen effect in speech monitoring application. Two additional pins are provided for insertion of an external Handfree function in the Loudspeaker receive path. An output latch controlled by register programming permits external device control.
Name
HFI, HFO
Description
Hands free I/Os: These two pins can be used to insert an external Handfree circuit such as the TEA 7540 in the receive path. HFO is an output which provides the signal issued from output of the receive low pass filter while HFI is a high impendance input which is connected directly to one of the inputs of the Loudspeaker amplifier. Receive analog earpiece amplifier complementary outputs, capable of driving load impedances between 100 and 400 or a piezo up to 150nF. These outputs can drive directly earpiece transductor. The signal at this output can drive be the summ of: - Receive Speech signal from DR, - Internal Tone Generator, - Sidetone signal. Positive power supply input for the digital section. +5 V + 10%. Receive analog loudspeaker amplifier complementary outputs, intended for driving a Loudspeaker: 80 mW on 50 load impedance can be provided at low distorsion meeting specifications. Alternatively this stage can drive a piezo transducer up to 600nF. The signal at these outputs can be the sum of: - Receive Speech signal from DR, - Internal Tone generator, - External input signal from EAIN input.
3,4
VFr+, VFr-
5 6,7
VCC LS-,LS+
4/32
ST5080A
PIN FUNCTIONS (continued) Pin
9
Name
MS
Description
Mode Select: This input selects COMBO I/II interface mode with separate MICROWIRE Control interface when tied high and GCI mode when tied low. Transmit Data ouput: Data is shifted out on this pin during the assigned transmit time slots. Elsewhere DX output is in the high impendance state. In COMBO I/II mode, voice data byte is shifted out from TRISTATE output DX at the MCLK frequency on the rising edge of MCLK. In GCI mode, voice data byte and control bytes are shifted out from OPEN-DRAIN output DX at half the MCLK. An external pull up resistor is needed. No Connected. Receive data input: Data is shifted in during the assigned Received time slots. In the COMBO I/II mode, voice data byte is shifted in at the MCLK frequency on the falling edges of MCLK. In the GCI mode, PCM data byte and contol byte are shifted in at half the MCLK frequency on the receive rising edges of MCLK. There is one period delay between transmit rising edge and receive rising edge of MCLK. Frame Sync input: This signal is a 8kHz clock which defines the start of the transmit and receive frames. Either of three formats may be used for this signal: non delayed timing mode, delayed timing and GCI compatible timing mode. Master Clock Input: This signal is used by the switched capacitor filters and the encoder/decoder sequencing logic. Values must be 512 kHz, 1.536 MHz, 2.048 MHz or 2.56 MHz selected by means of Control Register CRO. MCLK is used also to shift-in and out data. In GCI mode, 2.56 MHz and 512 kHz are not allowed. Open drain output: a logic 1 written into DO (CR1) appears at LO pin as a logic 0 a logic 0 written into DO puts LO pin in high impedance. No Connected. Alternative positive high impedance input to transmit preamplifier. Positive high impedance input to transmit pre-amplifier for microphone symetrical connection. Negative high impedance input to transmit pre-amplifier for microphone symetrical connection. No connected. Positive power supply input for the analog section. +5 V + 10%. V CC and V CCA must be directly connected together. Alternative negative high impedance input to transmit preamplifier. Analog Ground: All analog signals are referenced to this pin. GND and GNDA must be connected together close to the device. External Auxiliary input: This input can be used to provide alternate signals to the Loudspeaker in place of Internal Ring generator. Input signal should be voice band limited.
10
DX
11 14
N.C. DR
15
FS
16
MCLK
17
LO
18 21 22 23 24 25
N.C. MIC2+ MIC1+ MIC1N.C. VCCA
26 27
MIC2GNDA
28
EAIN
5/32
ST5080A
Following pin definitions are used only when COMBO I/II mode with separate MICROWIRE compatible serial control port is selected. (MS input set equal one) PIN FUNCTIONS (continued) Pin
12
Name
CO
Description
Control data Output: Serial control/status information is shifted out from the PIAFE on this pin when CS- is low on the falling odges of CCLK. Control data Input: Serial Control information is shifted into the PIAFE on this pin when CS- is low on the rising edges of CCLK. Control Clock input: This clock shifts serial control information into CI and out from CO when the CS- input is low, depending on the current instruction. CCLK may be asynchronous with the other system clocks. Chip Select input: When this pin is low, control information is written into and out from the PIAFE via CI and CO pins.
13 19
CI CCLK
20
CS-
Following pin definitions are used only when the GCI mode is selected. (MS input set equal zero) PIN FUNCTIONS (continued) Pin
19,13,12,20
Name
A0,A1,A2,A3
Description
These pins select the address of PIAFE on GCI interface and must be hardwired to either VCC or GND. A0,A1,A2,A3 refer to C4,C5,C6,C7 bits of the first address byte respectively.
6/32
ST5080A
FUNCTIONAL DESCRIPTION Power on initialization: When power is first applied, power on reset cicuitry initializes PIAFE and puts it into the power down state. Gain Control Registers for the various programmable gain amplifiers and programmable switches are initialized as indicated in the Control Register description section. All CODEC functions are disabled. Digital Interface is configured in GCI mode or in COMBO I/II mode depending on Mode Select pin connection. The desired selection for all programmable functions may be intialized prior to a power up command using Monitor channel in GCI mode or MICROWIRE port in COMBO I/II mode. Power up/down control: Following power-on initialization, power up and power down control may be accomplished by writing any of the control instructions listed in Table 1 into PIAFE with "P" bit set to 0 for power up or 1 for power down. Normally, it is recommended that all programmable functions be initially programmed while the device is powered down. Power state control can then be included with the last programming instruction or in a separate single byte instruction. Any of the programmable registers may also be modified while ST5080A is powered up or down by setting "P" bit as indicated. When power up or down control is entered as a single byte instruction, bit 1 must be set to a 0. When a power up command is given, all de-activated circuits are activated, but output DX will remain in the high impedance state on B time slots until the second Fs pulse after power up, even if a B channel is selected. Power down state: Following a period of activity, power down state may be reentered by writing a power down instruction. Control Registers remain in their current state and can be changed either by MICROWIRE control interface or GCI control channel depending on mode selected. In addition to the power down instruction, detection of loss MCLK (no transition detected) automatically enters the device in "reset" power down state with DX output in the high impedance state and L0 in high impedance state. Transmit section: Transmit analog interface is designed in two stages to enable gains up to 35 dB to be realized. Stage 1 is a low noise differential amplifier providing 20 dB gain. A microphone may be capacitevely connected to MIC1+, MIC1- inputs, while the MIC2+ MIC2- inputs may be used to capacitively connect a second microphone (for digital handsfree operation) or an auxiliary audio circuit such as TEA 7540 Hands-free circuit. MIC1 or MIC2 source is selected with bit 7 of register CR4. Following the first stage is a programmable gain amplifier which provides from 0 to 15 dB of additional gain in 1 dB step. The total transmit gain should be adjusted so that, at reference point A, see Block Diagram description, the internal 0 dBmO voltage is 0.739 V (overload level is 1.06 Vrms). Second stage amplifier can be programmed with bits 4 to 7 of CR5. To temporarily mute the transmit input, bit TE (6 of CR4) may be set low. In this case, the analog transmit signal is grounded and the sidetone path is also disabled. An active RC prefilter then precedes the 8th order band pass switched capacitor filter. A/D converter has a compressing characteristic according to CCITT A or mu255 coding laws, which must be selected by setting bits MA, IA in register CR0. A precision on chip voltage reference ensures accurate and highly stable transmission levels. Any offset voltage arising in the gain-set amplifier, the filters or the comparator is cancelled by an internal autozero circuit. Each encode cycle begins immediatly at the beginning of the selected Transmit time slot. The total signal delay referenced to the start of the time slot is approximatively 195 s (due to the transmit filter) plus 123 s (due to encoding delay), which totals 320 s. Voice data is shifted out on DX during the selected time slot on the transmit rising adges of MCLK. Receive section: Voice Data is shifted into the decoder's Receive voice data Register via the DR pin during the selected time slot on the 8 receive edges of MCLK. The decoder consists of an expanding DAC with either A or MU255 law decoding characteristic which is selected by the same control instruction used to select the Encode law during intitialization. Following the Decoder is a 3400 Hz 6th order low pass switched capacitor filter with integral Sin X/X correction for the 8 kHz sample and hold. 0 dBmO voltage at this (B) reference point (see Block Diagram description) is 0.49 Vrms. A transcient suppressing circuitry ensure interference noise suppression at power up. The analog speech signal output can be routed either to earpiece (V FR+, VFR- outputs) or to loudspeaker (LS+, LS- outputs) by setting bits SL and SE (1 and 0 of CR4). Total signal delay is approximatively 190 s (filter plus decoding delay) plus 62.5 s (1/2 frame) which gives approximatively 252 s. Differential outputs VFR+,VFR- are intended to di7/32
ST5080A
rectly drive an earpiece. Preceding the outputs is a programmable attenuation amplifier, which must be set by writing to bits 4 to 7 in register CR6. Attenuations in the range 0 to -15 dB relative to the maximum level in 1 dB step can be programmed. The input of this programmable amplifier is the summ of several signals which can be selected by writing to register CR4.: - Receive speech signal which has been decoded and filtered, - Internally generated tone signal, (Tone amplitude is programmed with bits 4 to 7 of register CR7), - Sidetone signal, the amplitude of which is programmed with bits 0 to 3 of register CR5 VFR+ and VFR- outputsare capable of driving output power level up to 14mW into differentially connected load impedance between 100 and 400 . Differential outputs LS+,LS- are intended to directly drive a Loudspeaker. Preceding the outputs is a programmable attenuation amplifier, which must be set by writing to bits 0 to 3 in register CR6. Attenuations in the range 0 to -30 dB relative to the maximum level in 2.0 dB step can be programmed. The input of this programmable amplifier can be the summ of signals which can be selected by writing to register CR4: - Receive speech signal which has been decoded and filtered, - Internally generated tone signal, (Tone amplitude is programmed with bits 4 to 7 of register CR7), - EAIN input which may be an alternate Ring signal or any voice frequency band limited signal. (An external decoupling capacitor of about 0.1F is necessary). Receive voice signal may be directed to output HFO by means of bit HFE in Register CR4. After processing, signal must be re-entered through input HFI to Loudspeaker amplifier input. (An external decoupling capacitor of about 0.1F is necessary). LS+ and LS- outputs are capable of driving output power level up to 80 mW into 50 differentially connected load impedance at low distortion meeting PCM channel specifications. When the signal source is a Ring squarewave signal, power levels up to approximatively 200 mW can be delivered. Anti-acoustic feed-back for loudspeaker to handset microphone loop with squelch effect: on chip switchable anti-larsen for loudspeaker to handset microphone feedback is implemented. A 12dB depth gain control on both transmit and receive path is provided to keep constant the loop gain. On the transmit path the 12dB gain control is provided starting from the CR5 transmit gain definition; at the same time, on the receive path the 12dB gain control is provided starting from CR6
8/32
receive gain definition. Digital and Control Interface: PIAFE provides a choice of either of two types of Digital Interface for both control data and PCM. For compatibility with systems which use time slot oriented PCM busses with a separate Control Interface, as used on COMBO I/II families of devices, PIAFE functions are described in next section. Alternatively, for systems in which PCM and control data are multiplexed together using GCI interface scheme, PIAFE functions are described in the section following the next one. PIAFE will automatically switch to one of these two types of interface by sensing the MS pin. Due to Line Transceiver clock recovery circuitry, a low jitter may be provided on FS and MCLK clocks. FS and MCLK must be always in phase. For ST5421S Transceiver, as an example, maximun value of jitter amplitude is a step of 65 ns at each GCI frame (125s). So, the maximum jitter amplitude is 130 ns pk-pk. COMBO I/II mode. Digital Interface (Fig. 1) FS Frame Sync input determines the beginning of frame. It may have any duration from a single cycle of MCLK to a squarewave. Two different relationships may be established between the Frame Sync input and the first time slot of frame by setting bit 3 in register CR0. Non delayed data mode is similar to long frame timing on ETC5057/ TS5070 series of devices (COMBO I and COMBO II respectively): first time slot begins nominally coincident with the rising edge of FS. Alternative is to use delayed data mode, which is similar to short frame sync timing on COMBO I or COMBO II, in which FS input must be high at least a half cycle of MCLK earlier the frame beginning. A time slot assignment circuit on chip may be used with both timing modes, allowing connection to one of the two B1 and B2 voice data channels. Two data formats are available: in Format 1, time slot B1 corresponds to the 8 MCLK cycles following immediately the rising edge of FS, while time slot B2 corresponds to the 8 MCLK cycles following immediately time slot B1. In Format 2, time slot B1 is identical to Format 1. Time slot B2 appears two bit slots after time slot B1. This two bits space is left available for insertion of the D channel data. Data format is selected by bit FF (2) in register CR0. Time slot B1 or B2 is selected by bit T0 (0) in Control Register CR1. Bit EN (2) in control register CR1 enables or disables the voice data transfer on DX and DR as appropriate. During the assigned time slot, DX
ST5080A
Figure 1: Digital Interface Format
Figure 2: GCI Interface Frame Structure
output shifts data out from the voice data register on the rising edges of MCLK. Serial voice data is shifted into DR input during the same time slot on the falling edges of MCLK. DX is in the high impedance Tristate condition when in the non selected time slots. Control Interface: Control information or data is written into or readback from PIAFE via the serial control port consisting of control clock CCLK, serial data input CI and output CO, and Chip Select input, CS-. All control instructions require 2 bytes as listed in Ta-
ble 1, with the exception of a single byte powerup/down command. To shift control data into ST5080A, CCLK must be pulsed high 8 times while CS- is low. Data on CI input is shifted into the serial input register on the rising edge of each CCLK pulse. After all data is shifted in, the content of the input shift register is decoded, and may indicate that a 2nd byte of control data will follow. This second byte may either be defined by a second byte-wide CSpulse or may follow the first contiguously, i.e. it is not mandatory for CS- to return high in between the first and second control bytes. At the end of
9/32
ST5080A
the 2nd control byte, data is loaded into the appropriate programmable register. CS- must return high at the end of the 2nd byte. To read-back status information from PIAFE, the first byte of the appropriate instruction is strobed in during the first CS- pulse, as defined in Table 1. CS- must be set low for a further 8 CCLK cycles, during which data is shifted out of the CO pin on the falling edges of CCLK. When CS- is high, CO pin is in the high impedance Tri-state, enabling CO pins of several devices to be multiplexed together. Thus, to summarise, 2 byte READ and WRITE instructions may use either two 8-bit wide CSpulses or a single 16 bit wide CS- pulse. Control channel access to PCM interface: It is possible to access the B channel previously selected in Register CR1. A byte written into Control Register CR3 will be automatically transmitted from DX output in the following frame in place of the transmit PCM data. A byte written into Control Register CR2 will be automatically sent through the receive path to the Receive amplifiers. In order to implement a continuous data flow from the Control MICROWIRE interface to a B channel, it is necessary to send the control byte on each PCM frame. A current byte received on DR input can be read in the register CR2. In order to implement a continuous data flow from a B channel to MICROWIRE interface, it is necessary to read register CR2 at each PCM frame. GCI COMPATIBLE MODE GCI interface is an European standardized interface to connect ISDN dedicated components in the different configurations of equipment as Terminals, Network Terminations, PBX, etc... In a Terminal equipment, this interface called SCIT for Special Circuit Interface for Terminals allows for example connection between: - ST5421 (SID-GCI) and ST5451 (HDLC/GCI controller) used for 16 kbit/s D channel packet frames processing and SID control, - Peripheral devices connected to a 64 kbit/s B channel and ST5451 used for GCI peripheral control. ST5080A may be assigned to one of the B channels present on the GCI interface and is monitored via a control channel which is multiplexed with the 64 kbit/s Voice Data channels. Figure 2 shows the frame structure at the GCI interface. Two 256 kbit/s channel are supported. a)GCI channel 0: It is structured in four subchannels: - B1 channel 8 bits per frame
10/32
- B2 channel 8 bits per frame - M channel 8 bits per frame ignored by PIAFE - SC channel 8 bits per frame ignored by PIAFE Only B1 or B2 channel can be selected in PIAFE for PCM data transfer. b)GCI channel 1: It is structured also in four subchannels: - B1* channel 8 bits per frame - B2* channel 8 bits per frame - M* channel 8 bits per frame - SC* which is structured as follows: 6 bits ignored by PIAFE A* bit associated with M* channel E* bit associated with M* channel. B1* or B2* channel can be selected in PIAFE for PCM data transfer. M* channel and two associated bits E* and A* are used for PIAFE control. Thus, to summarize, B1, B2, B1* or B2* channel can be selected to transmit PCM data and M* channel is used to read/write status/command peripheral device registers. Protocol for byte exchange on the M* channel uses E* and A* bits. Physical Interface The interface is physically constitued with 4 wires: Input Data wire: DR Output Data wire: DX Bit Clock: MCLK Frame Synchronization: FS Data is synchronized by MCLK and FS clock inputs. FS insures reinitialization of time slot counter at each frame beginning. The rising edge or FS is the reference time for the first GCI channel bit. Data is transmitted in both directions at half the MCLK input frequency. Data is transmitted on the the rising edge of MCLK and is sampled one period after the transmit rising edge, also on a rising edge. Note: Transmit data may be sampled by far-end device ie SID ST5421 on the falling edge 1.5 period after the transmit rising edge. Unused channel are high impedance. Data outputs are OPEN-DRAIN and need an external pull up resistor. COMBO activation/deactivation ST5080A is automatically set in power down mode when GCI clocks are idle. GCI section is reactivated when GCI clocks are detected. PIAFE is completly reactivated after receiving of a power up command. Exchange protocol on M* channel
ST5080A
Protocol allows a bidirectional transfer of bytes between ST5080A and GCI controller with acknowledgment at each received byte. For PIAFE, standard protocol is simplified to provide read or write register cycles almost identical to MICROWIRE serial interface. Write cycle Control Unit sends through the GCI controller following bytes: - First byte is the chip select byte. The first four bits indicate the device address: (A3,A2,A1,A0). The four last bits are ignored. ST5080A compare the validated byte received internally with the address defined by pins A3, A2, A1, A0. If comparison is true, byte is acknowledged, if not, ST5080A does not acknowledge the byte. NOTE: An internal "message in progress" flag remains active till the end of the complete message transmission to avoid irrelevant acknowledgement of any further byte. - Second byte is structured as defined in Table 1. - Third byte is the Data byte to write into the Register as indicated in Table 1. It is possible but optional to write to several different registers in a single message. In this case the Chip Select byte is sent only once at the beginning of the message, the device automatically toggles between address byte and data byte. Read cycle Control Unit sends two bytes. First byte is the chip select byte as defined above. Second byte is structured as defined in Table 1. If PIAFE identifies a read-back cycle, bit 2 of byte 1 in Table 1 equal 1, it has to respond to the Control Unit by sending a single byte message which is the content of the addressed register. It is possible but optional to request several different read-back register cycles in a single message but it is recommended to wait the answer before requesting a new read back to avoid loss of data. ST5080A responds by sending a single data byte message at each request. Received byte validation: A received byte is validated if it is detected two consecutive times identical. Exchange Protocol: Exchange protocol is identical for both directions. Sender uses E* bit to indicate that it is sending a M* byte while receiver uses A* bit to acknowledge received byte. When no message is transferred, E* bit and A* bit are forced to inactive state. A transmission is initialized by sender putting E* bit from inactive state to active state and by sending first byte on M* channel in the same frame. Transmission of a message is allowed only if A* bit from the receiver has been set inactive for at least two frames. When receiver is ready, it validates the received byte internally when received in two consecutive frames identical. Then the receiver sets first A* bit from inactive to active state (pre-acknowlegement), and maintains A* bit active at least in the following frame (acknowledgement). If validation is not possible, (two last bytes received are not identical), receiver aborts the message setting A* bit active for only a single frame. For the first byte received, Abort sequence is not allowed. PIAFE does not respond either if two last bytes are not identical or if the byte received does not meet the Chip Select byte defined by A0-A3 pins bias. A second byte may be transmitted by the sender putting E* bit from active to inactive state and sending the second byte on the M* channel in the same frame. E* bit is set inactive for only one frame. If it remains inactive more than one frame, it is an end of message (i.e. not second byte available). The second byte may be transmitted only after receiving the pre-acknowledgment of the previous byte transmitted (see Fig. 3). The same protocol is used if a third byte is transmitted. Each byte has to be transmitted at least in two consecutive frames. The receiver validates current received byte as done on first byte and then set A* bit in the next two frames first from active to inactive state (preacknowledgement), and after from inactive to active state (acknowledgement). If the receiver cannot validate the received current byte (two bytes received are not identical), it pre-acknowledges normally, but let A* bit in the inactive state in the next frame which indicates an abort request. If a message sent by ST5080A is aborted, it will stop the message and wait for a new read cycle instruction from the controller. A message received by ST5080A is acknowledged or aborted without flow Control. Figures 3 gives timing of a write cycle. Most significant bit (MSB) of a Monitor byte is sent first on M* channel. E* and A* bits are active low and inactive state on DOUT is high impedance. PROGRAMMABLE FUNCTIONS
11/32
ST5080A
Figure 3: E and A bits Timing
12/32
ST5080A
For both formats of Digital Interface, programmable functions are configured by writing to a number of registers using a 2-byte write cycle (not including chip select byte in GCI). Most of these registers can also be read-back for verification. Byte one is always register address, while byte two is Data. Table 1 lists the register set and their respective adresses.
Table 1: Programmable Register Intructions
Function 7 Single byte Power up/down Write CR0 Read-back CR0 Write CR1 Read-back CR1 Write Data to receive path Read data from DR Write Data to DX Write CR4 Read-back CR4 Write CR5 Read-back CR5 Write CR6 Read-back CR6 Write CR7 Read-back CR7 Write CR8 Read-back CR8 Write CR9 Read-back CR9 Write Test Register CR10 P P P P P P P P P P P P P P P P P P P P P 6 X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 Address byte 5 X 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 4 X 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 3 X 0 0 1 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 2 X 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 X X X X X X X X X X X X X X X X X X X X X none see CR0 TABLE 2 see CR0 see CR1 TABLE 3 see CR1 see CR2 TABLE 4 see CR2 see CR3 TABLE 5 see CR4 TABLE 6 see CR4 see CR5 TABLE 7 see CR5 see CR6 TABLE 8 see CR6 see CR7 TABLE 9 see CR7 see CR8 TABLE 10 see CR8 see CR9 TABLE 11 see CR9 reserved Data byte
NOTE 1:
bit 7 of the address byte and data byte is always the first bit clocked into or out from: CI and CO pins when MICROWIRE serial port is enabled, or into and out from DR and DX pins when GCI mode selected. X = reserved: write 0 "P" bit is Power up/down Control bit. P = 1 Means Power Down. Bit 1 indicates, if set, the presence of a second byte. Bit 2 is write/read select bit.
NOTE 2: NOTE 3:
13/32
ST5080A
Table 2: Control Register CR0 Functions
7 F1 0 0 1 1 6 F0 0 1 0 1 0 1 1 X 0 1 0 1 0 1 0 1 0 1 5 MA 4 IA 3 DN 2 FF 1 B7 0 DL MCLK MCLK MCLK MCLK = 512 kHz = 1.536 MHz = 2.048 MHz = 2.560 MHz Function (1) * (1) *
Select MU-255 law A-law including even bit inversion A-law; No bit inversion Delayed data timing Non delayed data timing B1 and B2 consecutive B1 and B2 separated 8 bits time-slot 7 bits time-slot Normal operation Digital Loop-back
* * * *
(1) (1) (1) (1)
*: (1):
state at power on initialization significant in COMBO I/II mode only
Table 3: Control Register CR1 Functions
7 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 1 0 1 6 5 DO 4 MR 3 MX 2 EN 1 T1 0 T0 HFO / HFI pins disabled HFO / HFi pins enabled Anti-larsen disabled Anti-larsen enabled L0 latch is put in high impedance L0 latch set to 0 DR connected to rec. path CR2 connected to rec. path Trans path connected to DX CR3 connected to DX voice data transfer disable voice data transfer enable B1 channel selected B2 channel selected B1* channel selected B2* channel selected Function * * * * * * * (2) (2) (1) (1) (1) (1)
HFE ALE
*: (1): (2):
state at power on initialization significant in COMBO I / II mode only significant in GCI mode only.
14/32
ST5080A
Table 4: Control Register CR2 Functions
7 d7 msb 6 d6 5 d5 4 d4 3 d3 2 d2 1 d1 0 d0 lsb Function Data sent to Receive path or Data received from DR input
Table 5: Control Registers CR3 Functions
7 d7 msb 6 d6 5 d5 4 d4 3 d3 2 d2 1 d1 0 d0 lsb DX data transmitted Function
Table 6: Control Register CR4 Functions
7 VS 0 1 0 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 6 TE 5 SI 4 EE 3 2 1 SL 0 SE MIC1 selected MIC2 selected Transmit input muted Transmit input enabled Internal sidetone disabled Internal sidetone enabled EAIN disconnected EAIN selected to Loudspeaker Ring / Ring / Ring / Ring / Tone muted Tone to Earpiece Tone to Loudspeaker Tone to Earpiece and Loudspeaker Function * * * * *
RTL RTE
Receive signal muted Receive signal connected to earpiece amplifer Receive signal connected to loudspeaker amplifier Receive signal connected to loudspeaker and earpiece amplifier
*
*:
state at power on initialization
15/32
ST5080A
Table 7: Control Register CR5 Functions
7 0 0 1 6 0 0 1 5 0 0 1 4 0 1 1 0 0 1 0 0 1 0 0 1 0 1 1 3 2 1 0 0 dB gain 1 dB gain in 1 dB step 15 dB gain -12.5 dB gain -13.5 dB gain in 1 dB step -27.5 dB gain Function *
Transmit amplifier
Sidetone amplifier
*
*: state at power on initialization
Table 8: Control Register CR6 Functions
7 0 0 1 6 0 0 1 5 0 0 1 4 0 1 1 0 0 1 0 0 1 0 0 1 0 1 1 3 2 1 0 0 dB gain -1 dB gain in 1 dB step -15 dB gain 0 dB gain -2 dB gain in 2 dB step -30 dB gain Function *
Earpiece ampifier
Loudspeaker
*
*: state at power on initialization
16/32
ST5080A
Table 9: Control Register CR7 Functions
7 0 0 0 0 0 0 0 0 1 1 6 0 0 0 0 1 1 1 1 X X 5 0 0 1 1 0 0 1 1 X X 4 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 1 0 1 0 1 0 1 3 F1 2 F2 1 SN 0 DE Attenuation ....0 dB * -3 dB -6 dB - 9 dB -12 dB -15 dB -18 dB -21 dB -24 dB -27 dB f1 and f2 muted f2 selected f1 selected f1 and f2 in summed mode Squarewave signal selected Sinewave signal selected Normal operation Tone / Ring Generator connected to Transmit path Function f1 Vpp ...2.4 (1) 1.70 1.20 0.85 0.60 0.43 0.30 0.21 0.15 0.10 f2 Vpp ....1.9 (1) 1.34 0.95 0.67 0.47 0.34 0.24 0.17 0.12 0.08 *
Tone gain
* *
*: (1):
state at power on initialization value provided if f1 or f2 is selected alone. if f1 and f2 are selected in the summed mode, f1=1.34 Vpp while f2=1.06 Vpp. Output generator is 2.4 Vpp reserved: write 0
X
Table 10: Control Register CR8 Functions
7 f17 msb 6 f16 5 f15 4 f14 3 f13 2 f12 1 f11 0 f10 lsb Function Binary equivalent of the decimal number used to calculate f1
Table 11: Control Register CR9 Functions
7 f27 msb 6 f26 5 f25 4 f24 3 f23 2 f22 1 f21 0 f20 lsb Function Binary equivalent of the decimal number used to calculate f2
17/32
ST5080A
CONTROL REGISTER CR0 First byte of a READ or a WRITE instruction to Control Register CR0 is as shown in TABLE 1. Second byte is as shown in TABLE 2. Master Clock Frequency Selection A master clock must be provided to PIAFE for operation of filter and coding/decodingfunctions. In COMBO I/II mode, MCLK frequency can be either 512 kHz, 1.536 MHz, 2.048 MHz or 2.56 MHz. Bit F1 (7) and F0 (6) must be set during initialization to select the correct internal divider. In GCI mode, MCLK must be either 1.536MHz or 2.048MHz. 512KHz and 2.56MHz are not allowed. Default value is 1.536 MHz for both modes. Any clock different from the default one must be selected prior a Power-Up instruction for both modes. Coding Law Selection Bits MA (5) and IA (4) permit selection of Mu-255 law or A law coding with or without even bit inversion. After power on initialization, the Mu-255 law is selected.
Mu 255 law msb Vin = + full scale Vin = 0 V Vin = - full scale 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 lsb 0 1 1 0 0 1 1 0
True A law even bit inversion msb 1 1 0 0 0 1 1 0 1 0 0 1 0 1 1 0 1 0 0 1 0 1 1 0 lsb 1 0 0 1 0 1 1 0 1 1 0 0
A law without even bit inversion msb 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 lsb 1 0 0 1 1 0 0 1
MSB is always the first PCM bit shifted in or out of PIAFE.
Digital Interface timing Bit DN=0 (3) selects digital interface in delayed timing mode while DN=1 selects non delayed data timing. In GCI mode, bit DN is not significant. After reset and if COMBO I/II mode is selected, delayed data timing is selected. Digital Interface format Bit FF=0 (2) selects digital interface in Format 1 where B1 and B2 channel are consecutive. FF=1 selects Format 2 where B1 and B2 channel are separated by two bits. (see digital interface format section). In GCI mode, bit FF is not significant. 56+8 selection Bit 'B7' (1) selects capability for PIAFE to take into account only the seven most significant bits of the PCM data byte selected. When 'B7' is set, the LSB bit on DR is ignored and LSB bit on DX is high impedance. This function allows connection of an external "in band" data generator directly connected on the Digital Interface. Digital loopback Digital loopback mode is entered by setting DL bit(0) equal 1. In Digital Loopback mode, data written into Receive PCM Data Register from the selected received time-slot is read-back from that Register in
18/32
the selected transmit time-slot on DX. Time slot is selected with Register CR1. No PCM decoding or encoding takes place in this mode. Transmit and Receive amplifier stages are muted. CONTROL REGISTER CR1 First byte of a READ or a WRITE instruction to Control Register CR1 is as shown in TABLE 1. Second byte is as shown in TABLE 3. Hands-free I/Os selection Bit HFE set to one enables HFI, HFO pins for connection of an external handfree circuit such as TEA 7540. HFO is an analog output that provides the receive voice signal. 0 dBMO level on that output is 0.491 Vrms (1.4Vpp). HFI is an analog high impedance input (10 K typ.) intended to send back the processed receive signal to the Loudspeaker. 0 dBMO level on that input is 0.491Vrms. Anti-larsen selection Bit ALE set to one enables on-chip antilarsen and squelch effect system. Latch output control Bit DO controls directly logical status of latch output LO: ie, a "ZERO" written in bit DO puts output LO in high impedance, a "ONE" written in bit DO sets output LO to zero.
ST5080A
Microwire access to B channel on receive path Bit MR (4) selects access from MICROWIRE Register CR2 to Receive path. When bit MR is set high, data written to register CR2 is decoded each frame, sent to the receive path and data input at DR is ignored. In the other direction, current PCM data input received at DR can be read from register CR2 each frame. Microwire access to B channel on transmit path Bit MX (3) selects access from MICROWIRE write only Register CR3 to DX output. When bit MX is set high, data written to CR3 is output at DX every frame and the output of PCM encoder is ignored. B channel selection Bit 'EN' (2) enables or disables voice data transfer on DX and DR pins. When disabled, PCM data from DR is not decoded and PCM time-slots are high impedance on DX. In GCI mode, bits 'T1' (1) and 'T0' (0) select one of the four channels of the GCI interface. In COMBO I/II mode, only B1 or B2 channel can be selected according to the interface format selected. Bit 'T1' is ignored. CONTROL REGISTER CR2 Data sent to receive path or data received from DR input. Refer to bit MR(4) in "Control Register CR1" paragraph. CONTROL REGISTER CR3 DX data transmitted. Refer to bit MX(3) in "Control Rgister CR1" paragraph. CONTROL REGISTER CR4 First byte of a READ or a WRITE instruction to Control Register CR4 is as shown in TABLE 1. Second byte is as shown in TABLE 6. Transmit Input Selection MIC1 or MIC2 source is selected with bit VS (7). Transmit input selected can be enabled or muted with bit TE (6). Transmit gain can be adjusted within a 15 dB range in 1 dB step with Register CR5. Sidetone select Bit "SI" (5) enables or disables Sidetone circuitry. When enabled, sidetone gain can be adjusted with Register (CR5). When Transmit path is disabled, bit TE set low, sidetone circuit is also disabled. External Auxiliary signal select Bit "EE" (4) set to one connects EAIN input to the loudspeaker amplifier input. Ring/Tone signal routing Bits "RTL" (3) and RTE (2) provide select capability to connect on-chip Ring/Tone generator either to loudspeaker amplifier input or to earpiece amplifier input or both. PCM receive data routing Bits "SL" (1) and "SE" (0) provide select capability to connect received speech signal either to Loudspeaker amplifier input or to earpiece amplifier input or both. CONTROL REGISTER CR5 First byte of a READ or a WRITE instuction to Control Register CR5 is as shown in TABLE 1. Second byte is as shown in TABLE 7. Transmit gain selection Transmit amplifier can be programmed for a gain from 0dB to 15dB in 1dB step with bits 4 to 7. 0 dBmO level at the output of the transmit amplifier (A reference point) is 0.739 Vrms (overload voltage is 1.06 Vrms). Sidetone attenuation selection Transmit signal picked up after the switched capacitor low pass filter may be fed back into the Receive Earpiece amplifier. Atten uation of the signa l at the output of the sidetone attenuator can be programmed from -12.5dB to -27.5dB relative to reference point A in 1 dB step with bits 0 to 3. CONTROL REGISTER CR6 First byte of a READ or a WRITE instruction to Control Register CR6 is as shown in TABLE 1. Second byte is as shown in TABLE 8. Earpiece amplifier gain selection: Earpiece Receive gain can be programmed in 1 dB step from 0 dB to -15 dB relative to the maximum with bits 4 to 7. 0 dBmO voltage at the output of the amplifier on pins VFr+ and VFr- is then 824.5 mVrms when 0dB gain is selected down to 146.6 mVrms when -15 dB gain is selected. Loudspeaker amplifier gain selection: Loudspeaker Receive amplifier gain can be programmed in 2 dB step from 0 dB to -30 dB relative to the maximum with bits 0 to 3. 0 dBmO voltage on the output of the amplifier on pins LS+ and LS- on 50 is then 1.384 Vrms (3.91Vpp ) when 0 dB gain is selected down to 43.7 mVrms (123.6mVpp) when -30 dB gain is selected.
19/32
ST5080A
Current limitation is approximatively 150 mApk. CONTROL REGISTER CR7: First byte of a READ or a WRITE instruction to Control Register CR7 is as shown in TABLE 1. Second byte is as shown in TABLE 9. Tone/Ring amplifier gain selection Output level of Ring/Tone generator, before attenuation by programmable attenuator is 2.4 Vpkpk when f1 generator is selected alone or summed with the f2 generator and 1.9 Vpk-pk when f2 generatoris selected alone. Selected output level can be attenuated down to -27 dB by programmable attenutator by setting bits 4 to 7. Frequency mode selection Bits 'F1' (3) and 'F2' (2) permit selection of f1 and/or f2 frequency generator according to TABLE 9. When f1 (or f2) is selected, output of the Ring/Tone is a squarewave (or a sinewave) signal at the frequency selected in the CR8 (or CR9) Register. When f1 and f2 are selected in summed mode, output of the Ring/Tone generator is a signal where f1 and f2 frequency are summed. In order to meet DTMF specifications, f2 output level is attenuated by 2dB relative to the f1 output level. Frequency temporization must be controlled by the microcontroller. Waveform selection Bit 'SN' (1) selects waveform of the output of the Ring/Tone generator. Sinewave or squarewave signal can be selected. DTMF selection Bit DE (0) permits connection of Ring/Tone/DTMF generator on the Transmit Data path instead of the Transmit Amplifier output. Earpiece feed-back may be provided by sidetone circuitry by setting bit SI or directly by setting bit RTE in Register CR4. Loudspeaker feed-back may be provided directly by setting bit RTL in Register CR4. CONTROL REGISTERS CR8 AND CR9 First byte of a READ or a WRITE instruction to Control Register CR8 or CR9 is as shown in TABLE 1. Second byte is respectively as shown in TABLE 10 and 11. Tone or Ring signal frequency value is defined by the formula: f1 = CR8 / 0.128 Hz and f2 = CR9 / 0.128 Hz where CR8 and CR9 are decimal equivalents of the binary values of the CR8 and CR9 registers respectively. Thus, any frequency between 7.8 Hz and 1992 Hz may be selected in 7.8 Hz step. TABLE 12 gives examples for the main frequencies usual for Tone or Ring generation.
20/32
ST5080A
Table 12: Examples of Usual Frequency Selection
Description Tone Tone Tone Tone Tone Tone 250 Hz 330 Hz 425 Hz 440 Hz 800 Hz 1330 Hz f1 value (decimal) 32 42 54 56 102 170 89 99 109 120 155 171 189 209 50 56 63 67 75 80 84 89 95 100 106 113 126 134 150 169 Theoric value (Hz) 250 330 425 440 800 1330 697 770 852 941 1209 1336 1477 1633 392 440 494 523.25 587.33 622.25 659.25 698.5 740 784 830.6 880 987.8 1046.5 1174.66 1318.5 Typical value (Hz) 250 328.2 421.9 437.5 796.9 1328.1 695.3 773.4 851.6 937.5 1210.9 1335.9 1476.6 1632.8 390.6 437.5 492.2 523.5 586.0 625.0 656.3 695.3 742.2 781.3 828.2 882.9 984.4 1046.9 1171.9 1320.4 Error % .00 -.56 -.73 -.56 -.39 -.14 -.24 +.44 -.05 -.37 +.16 -.01 .00 .00 -.30 -.56 -.34 +.04 -.23 +.45 -.45 -.45 +.30 -.34 -.29 +.33 -.34 +.04 -.23 +.14
DTMF 697 Hz DTMF 770 Hz DTMF 852 Hz DTMF 941 Hz DTMF 1209 Hz DTMF 1336 Hz DTMF 1477 Hz DTMF 1633 Hz SOL LA SI DO RE MI flat MI FA FA sharp SOL SOL sharp LA SI DO RE MI
POWER SUPPLIES While pins of PIAFE device are well protected against electrical misuse, it is recommended that the standard CMOS practise of applying GND before any other connections are made should always be followed. In applications where the printed circuit card may be plugged into a hot socket with power and clocks already present, an extra long ground pin on the connector should be
used. To minimize noise sources, all ground connections to each device should meet at a common point as close as possible to the GND pin in order to prevent the interaction of ground return currents flowing through a common bus impedance. A power supply decoupling capacitor of 0.1 F should be connected from this common point to VCC as close as possible to the device pins.
21/32
ST5080A
TIMING DIAGRAM Non Delayed Data Timing Mode
Delayed Data Timing Mode
22/32
ST5080A
TIMING DIAGRAM (continued) GCI Timing Mode
Serial Control Timing (MICROWIRE MODE)
23/32
ST5080A
ABSOLUTE MAXIMUM RATINGS
Parameter VCC to GND Current at VMIC (VCC 5.5V) Current at VRxO and LS Current at any digital output Voltage at any digital input (VCC 5.5V); limited at + 50mA Storage temperature range Lead Temperature (wave soldering, 10s) Value 7 50 + 100 + 50 VCC + 1 to GND - 1 - 65 to + 150 + 260 Unit V mA mA mA V C C
TIMING SPECIFICATIONS (unless otherwise specified, VCC = 5V + 10%, TA = -25C to 85C ; typical characteristics are specified VCC = 5V, TA = 25 C; all signals are referenced to GND, see Note 5 for timing definitions) MASTER CLOCK TIMING
Symbol fMCLK Parameter Frequency of MCLK Test Condition Selection of frequency is programmable (see table 2) Min. Typ. 512 1.536 2.048 2.560 80 80 30 30 Max. Unit kHz MHz MHz MHz ns ns ns ns
tWMH tWML tRM tFM
Period of MCLK high Period of MCLK low Rise Time of MCLK Fall Time of MCLK
Measured from VIH to VIH Measured from VIL to VIL Measured from VIL to VIH Measured from VIH to VIL
PCM INTERFACE TIMING (COMBO I / II and GCI modes)
Symbol tHMF tSFM tDMD tDMZ tDFD Parameter Hold Time MCLK low to FS low Setup Time, FS high to MCLK low Delay Time, MCLK high to data valid Delay Time, MCLK low to DX disabled Delay Time, FS high to data valid Load = 100 pf ; Applies only if FS rises later than MCLK rising edge in Non Delayed Mode only 20 20 Load = 100 pf 15 Test Condition Min. 10 30 100 100 100 Typ. Max. Unit ns ns ns ns ns
tSDM tHMD
Setup Time, DR valid to MCLK receive edge Hold Time, MCLK low to DR invalid
ns ns
24/32
ST5080A
SERIAL CONTROL PORT TIMING (Usual COMBO I / II mode only)
Symbol fCCLK tWCH tWCL tRC tFC tHCS tSSC tSDC tHCD tDCD tDSD tDDZ Parameter Frequency of CCLK Period of CCLK high Period of CCLK low Rise Time of CCLK Fall Time of CCLK Hold Time, CCLK high to CS- low Setup Time, CS- low to CCLK high Setup Time, CI valid to CCLK high Hold Time, CCLK high to CI invalid Delay Time, CCLK low to CO data valid Delay Time, CS-low to CO data valid Delay Time CS-high or 8th CCLK low to CO high impedance whichever comes first Hold Time, 8th CCLK high to CS- high Set up Time, CS- high to CCLK high
A signal is valid if it is above VIH or below VIL and invalid if it is between VIL and VIH. For the purpoes of this specification the following conditions apply: a) All input signal are defined as: VIL = 0.4V, VIH = 2.7V, tR < 10ns, tF < 10ns. b) Delay times are measured from the inputs signal valid to the output signal valid. c) Setup times are measured from the data input valid to the clock input invalid. d) Hold times are measured from the clock signal valid to the data input invalid.
Test Condition Measured from VIH to VIH Measured from VIL to VIL Measured from VIL to VIH Measured from VIH to VIL
Min. 160 160
Typ.
Max. 2.048
Unit MHz ns ns
50 50 10 50 50 50
ns ns ns ns ns ns
Load = 100 pF , plus 1 LSTTL load
80 50 15 80
ns ns ns
tHSC tSCS
Note 5:
100 100
ns ns
ELECTRICAL CHARACTERISTICS (unless otherwise specified, VCC = 5V + 10%, TA = -25C to 85C ; typical characteristic are specified at VCC = 5V, TA = 25C ; all signals are referenced to GND) DIGITAL INTERFACES
Symbol VIL VIH VOL Parameter Input Low Voltage Input High Voltage Output Low Voltage Test Condition All digital inputs All digital inputs D X,IL = -2.0mA; all other digital outputs, IL = -1mA D X,IL = 2.0mA; all other digital outputs, IL = 1mA Any digital input, GND < VIN < VIL Any digital input, VIH < VIN < VCC D X and CO DC AC DC AC DC AC DC AC 2.4 2.0 -10 -10 -10 10 10 10 2.0 2.7 0.4 0.7 Min. Typ. Max. 0.7 0.4 Unit V V V V V V V V A A A
VOH
Output High Voltage
IIL IIH IOZ
Input Low Current Input High Current Output Current in High impedance (Tri-state)
25/32
ST5080A
ANALOG INTERFACES
Symbol IMIC RMIC RLVFr CLVFr R OVFr0 VOSVFr0 Parameter Input Leakage Input Resistance Load Resistance Load Capacitance Output Resistance Differential offset: Voltage at VFr+, VFrLoad Resistance Load Capacitance Output Resistance Differential offset Voltage at LS+, LSTest Condition GND < VMIC < VCC GND < VMIC < VCC VFr+ to VFrVFr+ to VFrSteady zero PCM code applied to DR; I = + 1mA Alternating + zero PCM code applied to DR maximum receive gain; R L = 100 LS+ to LSLS+ to LSSteady zero PCM code applied to DR; I + 1mA Alternating + zero PCM code applied to DR maximum receive gain; R L = 50 -100 1 +100 -100 1.0 +100 Min. -100 50 100 150 Typ. Max. +100 Unit A k nF mV
RLLS CLLS R OLS VOSLS
50 600
nF mV
POWER DISSIPATION
Symbol ICC0 Parameter Power down Current Test Condition CCLK,CI = 0.4V; CS = 2.4V (wire only) All other inputs active GCI mode only: LS+, LS- and VFr+, VFr- not loaded Min. Typ. 0.2 0.2 12.0 Max. 0.5 0.5 17.0 Unit mA mA mA
ICC1
Power Up Current
TRANSMISSION CHARACTERISTICS (unless otherwise specified, VCC = 5V + 10%, TA = -25C to 85C; typical characteristics are specified at VCC = 5V, TA = 25C, MIC1/2 = 0dBm0, DR = 0dBm0 PCM code, f = 1015.625 Hz; all signal are referenced to GND) AMPLITUDE RESPONSE (Maximum, Nominal, and Minimum Levels) Transmit path - Absolute levels at MIC1 / MIC2
Parameter 0 dBM0 level Overload level Overload level 0 dBM0 level Overload level Overload level Test Condition Transmit Amps connected for 0dB gain A law selected mu law selected Transmit Amps connected for 15dB gain A law selected mu law selected Min. Typ. 73.9 106.08 106.47 13.14 18.86 18.93 Max. Unit mVRMS mVRMS mVRMS mVRMS mVRMS mVRMS
26/32
ST5080A
TRANSMISSION CHARACTERISTICS (continued) AMPLITUDE RESPONSE (Maximum, Nominal, and Minimum Levels) Receive path - Absolute levels at VFR (Differentially measured)
Parameter 0 dBM0 level 0 dBM0 level Test Condition Receive Amp programmed for 0dB gain Receive Amp programmed for - 15dB attenuation Min. Typ. 824.5 146.6 Max. Unit mVRMS mVRMS
AMPLITUDE RESPONSE (Maximum, Nominal, and Minimum Levels) Receive path - Absolute levels at LS (Differentially measured)
Parameter 0 dBM0 level 0 dBM0 level Test Condition Receive Amp programmed for 0dB gain Receive Amp programmed for - 30dB gain Min. Typ. 1.384 43.7 Max. Unit VRMS mVRMS
AMPLITUDE RESPONSE Transmit path
Symbol GXA Parameter Transmit Gain Absolute Accuracy Test Condition Transmit Gain Programmed for maximum. Measure deviation of Digital PCM Code from ideal 0dBm0 PCM code at DX Measure Transmit Gain over the range from Maximum to minimum setting. Calculate the deviation from the programmed gain relative to GXA, i.e. GAXG = G actual - G prog. - GXA Measured relative to GXA. min. gain < GX < Max. gain Measured relative to GXA GX = Maximum gain Relative to 1015,625 Hz, multitone test technique used. min. gain < GX < Max. gain f f f f f f f f f GXAL Transmit Gain Variation with signal level = 60 Hz = 200 Hz = 300 Hz to 3000 Hz = 3400 Hz = 4000 Hz = 4600 Hz (*) = 5000 Hz to 6000 Hz = 8000 Hz (*) > 8000 Hz -1.5 -0.3 -0.8 -26 -0.1 0.3 0.0 -14 -35 -40 -47 -40 dB dB dB dB dB dB dB dB dB Min. -0.30 Typ. Max. 0.30 Unit dB
GXAG
Transmit Gain Variation with programmed gain
-0.5
0.5
dB
GXAT GXAV GXAF
Transmit Gain Variation with temperature Transmit Gain Variation with supply Transmit Gain Variation with frequency
-0.1 -0.1
0.1 0.1
dB dB
Sinusoidal Test method. Reference Level = -10 dBm0 VMIC = -40 dB m0 to +3 dBm0 VMIC = -50 dB m0 to -40 dB m0 VMIC = -55 dB m0 to -50 dB m0
-0.25 -0.5 -1.2
0.25 0.5 1.2
dB dB dB
(*) The limit at frequencies between 4600Hz and 8000Hz lies on a stright line connecting the two frequencies on a linear (dB) scale versus log (Hz) scale.
27/32
ST5080A
AMPLITUDE RESPONSE Receive path
Symbol GRAE Parameter Receive Gain Absolute Accuracy Test Condition Receive gain programmed for maximum Apply 0 dBm0 PCM code to DR Measure VFr+ Receive gain programmed for maximum Apply 0 dBm0 PCM code to DR Measure LS+ Measure Earpiece Gain over the range from Maximum to minimum setting. Calculate the deviation from the programmed gain relative to GRAE, i.e. GRAGE = G actual - G prog. - GRAE Measure Loudspeaker Gain over the range from Maximum to minimum setting. Calculate the deviation from the programmed gain relative to GRAL, i.e. GRAGL = G actual - G prog. - GRAL Measured relative to GRA. (LS and VFr) GR = Maximum Gain Measured relative to GRA. (LS and VFr) GR = Maximum Gain Relative to 1015,625 Hz, multitone test technique used. min. gain < GR < Max. gain f f f f GRAL E Receive Gain Variation with signal level (Earpiece) = 200 Hz = 300 Hz to 3000 Hz = 3400 Hz = 4000 Hz -0.3 -0.3 -0.8 0.3 0.3 0.0 -14 dB dB dB dB Min. -0.3 Typ. Max. 0.3 Unit dB
GRAL
Receive Gain Absolute Accuracy
-0.6
0.6
dB
GRAGE
Receive Gain Variation with programmed gain
-0.5
0.5
dB
GRAGL
Receive Gain Variation with programmed gain
-1.0
1.0
dB
GRAT
Receive Gain Variation with temperature Receive Gain Variation with Supply Receive Gain Variation with frequency (Earpiece or Loudspeaker)
-0.1
0.1
dB
GRAV
-0.1
0.1
dB
GRAF
Sinusoidal Test Method Reference Level = -10 dBm0 D R = 0 dBm0 to +3 dBm0 D R = -40 dBm0 to 0 dBm0 D R = -50 dBm0 to -40 dBm0 D R = -55 dBm0 to -50 dBm0 Sinusoidal Test Method Reference Level = -10 dBm0 D R = 0 dBm0 to +3 dBm0 D R = -40 dBm0 to 0 dBm0 D R = -50 dBm0 to -40 dBm0 D R = -55 dBm0 to -50 dBm0
-0.25 -0.25 -0.5 -1.2
0.25 0.25 0.5 1.2
dB dB dB dB
GRAL L
Receive Gain Variation with signal level (Loudspeaker)
-0.25 -0.25 -0,5 -1.2
0.25 0.25 0.5 1.2
dB dB dB dB
28/32
ST5080A
ENVELOPE DELAY DISTORTION WITH FREQUENCY
Symbol DXA DXR Parameter Tx Delay, Absolute Tx Delay, Relative f f f f f f f f f f f f Test Condition f = 1600 Hz = 500 - 600 Hz = 600 - 800 Hz = 800 - 1000 Hz = 1000 - 1600 Hz = 1600 - 2600 Hz = 2600 - 2800 Hz = 2800 - 3000 Hz = 500 - 1000 Hz = 1000 - 1600 Hz = 1600 - 2600 Hz = 2600 - 2800 Hz = 2800 - 3000 Hz Min. Typ. 320 225 125 50 20 55 80 130 252 10 30 105 135 185 Max. Unit s s s s s s s s s s s s s s
DRA DRR
Rx Delay, Absolute Rx Delay, Relative
f = 1600 Hz
NOISE
Symbol NXC NXP NREC Parameter Tx Noise, C weighted Tx Noise, P weighted Rx Noise, C weighted (Earpiece) Rx Noise, P weighted (Earpiece) Rx Noise, C weighted (Loudspeaker) Rx Noise, P weighted (Loudspeaker) Noise, Single Frequency Test Condition VMIC = 0V Max. Gain VMIC = 0V Max. Gain Receive PCM code = Alternating Positive and Negative Code Max. Gain Receive PCM code = Positive Zero Max. Gain Receive PCM code = Alternating Positive and Negative code Max. Gain Receive PCM code = Positive Zero Max. Gain VMIC = 0V, Loop-around measurament from f = 0 Hz to 100 kHz VMIC = 0V, VCC = 5.0 VDC + 100 mVrms; f = 0Hz to 50KHz PCM Code equals Positive Zero, VCC = 5.0 VDC + 100 mVrms, measure V Fr+ f = 0 Hz - 4 kHz f = 4 kHz - 50 kHz DR input set to 0 dBm0 PCM code 300 - 3400 Hz Input PCM Code applied at DR 4600 Hz - 5600 Hz 5600 Hz - 7600 Hz 7600 Hz - 8400 Hz 8400 Hz - 100 kHz 30 30 30 30 Min. Typ. Max. 16 -70 18 Unit dBrnC0 dBm0p dBrnC0
NREP NRLC
-70 21
dBm0p dBrnC0
NRLP NRS
-67 -50
dBm0p dBm0
PPSRx
Positive PSRR, Tx
dB dB dB dB
PPSRp
Positive PSRR, Rx
SOS
Spurious Out-Band signal at the output
-40 -50 -50 -50
dB dB dB dB
29/32
ST5080A
DISTORTION
Symbol STDx STDr Parameter Signal to Total Distortion Test Condition Sinusoidal Test Methode (measured using C message weighting Filter) Level = 0 dBm0 to - 20 dBm0 Level = - 20 to -30 dBm0 Level = - 40 dBm0 Level = - 45 dBm0 0 dBm0 input signal 0 dBm0 input signal Loop-around measurament Voltage at VMIC = -4 dBm0 to -21 dBm0, 2 Frequencies in the range 300 - 3400 Hz Min. Typ. Max. Unit
37 36 29 24 -46 -46 -41
dBC dBC dBC dBC dB dB dB
SDFx SDFr IMD
Single Frequency Distortion transmit Single Frequency Distortion receive Intermodulation
CROSSTALK
Symbol C Tx-r Parameter Transmit to Receive Test Condition Transmit Level = 0 dBm0, f = 300 - 3400 Hz DR = QuietPCM Code Receive Level = 0 dBm0, f = 300 - 3400 Hz VMIC = 0V Min. Typ. Max. -65 Unit dB
C Tr-x
Receive to Transmit
-65
dB
APPLICATION NOTE FOR MICROPHONE CONNECTIONS
The 4 connection modes (since the MIXED MODE is symmetrical with respect to MIC1 and MIC2) allow one microphone at a time to be selected via the VS bit (bit 7 of Control Register CR4).
30/32
ST5080A
SO28 PACKAGE MECHANICAL DATA
DIM. MIN. A a1 b b1 C c1 D E e e3 F L S 7.4 0.4 17.7 10 1.27 16.51 7.6 1.27 8 (max.) 0.291 0.016 18.1 10.65 0.1 0.35 0.23 0.5 45 (typ.) 0.697 0.394 0.050 0.65 0.299 0.050 0.713 0.419 mm TYP. MAX. 2.65 0.3 0.49 0.32 0.004 0.014 0.009 0.020 MIN. inch TYP. MAX. 0.104 0.012 0.019 0.013
31/32
ST5080A
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. (c) 1994 SGS-THOMSON Microelectronics - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.
32/32

▲Up To Search▲

Price & Availability of ST5080D

	To Download ST5080D Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .